Files
Praveen Chavan 00acad4065 msm: vidc: cache-invalidate encoder output buffers after alloc
Invalidate output buffers explcitly once, during registration.
This ensures any pending CPU writes (eg. memset 0 after allocation)
are not flushed _after_the hardware has written bitstream.

b/ 11149679

Change-Id: I958466011e7d96c7b5e2691403c8386309997429
Signed-off-by: Praveen Chavan <pchavan@codeaurora.org>
2013-11-08 23:26:46 +00:00
..
2012-04-08 14:27:08 +00:00
2011-07-26 16:49:47 -07:00
2012-03-28 18:30:03 +01:00
2012-04-08 14:27:09 +00:00
2011-10-03 15:52:38 +00:00
2012-04-08 14:27:09 +00:00
2012-01-28 20:50:11 +00:00
2012-01-28 20:50:11 +00:00
2011-03-31 11:26:23 -03:00
2012-03-28 18:30:03 +01:00
2012-03-28 18:30:03 +01:00
2012-03-28 18:30:03 +01:00
2011-09-01 00:31:05 +00:00
2011-03-22 16:18:51 +09:00
2011-03-31 11:26:23 -03:00
2011-03-31 11:26:23 -03:00
2012-01-03 16:02:55 +00:00
2010-05-25 08:07:09 -07:00
2011-03-22 16:07:32 +09:00
2012-02-15 04:31:21 +00:00
2011-09-27 18:08:04 +02:00
2013-02-25 11:33:51 -08:00
2012-01-22 14:50:02 +01:00
2012-02-15 04:31:21 +00:00
2011-09-14 16:40:52 +00:00
2012-03-28 18:30:03 +01:00
2011-03-31 11:26:23 -03:00
2011-10-03 15:52:22 +00:00
2012-03-28 18:30:03 +01:00
2010-12-21 01:05:43 +09:00
2011-12-21 02:25:21 +00:00
2010-05-25 08:07:09 -07:00
2011-06-24 17:14:39 +09:00
2011-03-31 11:26:23 -03:00
2010-06-16 18:05:05 +02:00
2011-10-03 15:52:22 +00:00
2011-06-24 17:14:39 +09:00
2011-07-04 16:02:48 +09:00