Files
ubports_kernel_google_msm/arch/x86/include/asm
Lin Ming 40b7e05e17 perf, x86: Fix key indexing in Pentium-4 PMU
Index 0-6 in p4_templates are reserved for common hardware
events. So p4_templates is arranged as below:

    0  -    6:  common hardware events
    7  -    N:  cache events
  N+1  -  ...:  other raw events

Reported-by: Cyrill Gorcunov <gorcunov@openvz.org>
Signed-off-by: Lin Ming <ming.m.lin@intel.com>
Acked-by: Cyrill Gorcunov <gorcunov@openvz.org>
Cc: Peter Zijlstra <peterz@infradead.org>
LKML-Reference: <1268983738.13901.142.camel@minggr.sh.intel.com>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
2010-03-19 09:23:17 +01:00
..
2009-01-29 14:16:51 +01:00
2009-12-05 09:10:12 -08:00
2009-01-29 14:17:01 +01:00
2009-04-07 13:36:36 +02:00
2010-02-16 21:22:26 -08:00
2010-03-01 12:35:57 -03:00
2009-03-27 14:43:57 -04:00
2009-08-27 00:35:56 +02:00
2010-03-10 13:23:34 +01:00
2010-02-05 13:57:40 -08:00
2009-01-21 17:26:06 +09:00
2009-11-08 12:55:38 +01:00
2010-03-01 12:36:01 -03:00
2009-06-13 15:37:30 +02:00
2010-03-01 12:36:14 -03:00
2009-07-30 16:03:46 +09:30
2010-01-05 15:34:49 +09:00
2010-01-13 10:41:22 +01:00
2009-02-02 23:27:09 +05:30
2010-02-12 09:42:39 -08:00
2010-01-22 16:05:42 -08:00
2009-06-15 12:40:02 +02:00
2009-04-01 08:59:16 -07:00
2010-03-01 12:35:51 -03:00
2009-01-31 00:19:32 +05:30
2009-07-19 18:27:52 +02:00
2009-08-21 21:43:46 +02:00
2009-06-15 12:40:02 +02:00