This repository has been archived on 2026-03-14. You can view files and clone it, but cannot push or open issues or pull requests.
Files
ubports_kernel_google_msm/include
Catalin Marinas 56660faf9e [ARM] 4133/1: Add ISB after changes to CP15 registers
According to ARM ARM, changes to the CP15 registers are only
guaranteed to be visible after an Instruction Synchronization Barrier
(ISB). This patch adds the ISB at the end of set_cr and
set_copro_access functions and also moves them further down in the
file, below the isb macro definition.

Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2007-02-08 14:49:31 +00:00
..
2007-02-01 16:17:05 -08:00
2007-01-11 18:18:22 -08:00
2007-01-11 18:18:22 -08:00
2006-12-07 08:39:25 -08:00
2007-01-29 14:32:53 -08:00
2006-12-13 09:05:55 -08:00