Subhash Jadavani 996bb4c5dc
mmc: msm_sdcc: set IO_PAD_PWR_SWITCH bit based on IO voltage level ...
SDCC4 controller has IO_PAD_PWR_SWITCH control bit in MCI_CLK register.
Driver should set this bit to 1 if the IO voltage level is within
low voltage range (1.7v - 1.9v) else clear it.
But driver sets this bit to 1 only if the MMC core layer initiates
the voltage switch sequence. So if voltage switch sequence is not
initiated (which is the case with non UHS-I cards) then even if
the IO voltage level is within low voltage range, IO_PAD_PWR_SWITCH
bit remains cleared.
This change checks the IO voltage level and based on that sets the
IO_PAD_PWR_SWITCH bit.
CRs-Fixed: 386445
Change-Id: Id0648b0f87ea9bcc942e855e30da810e0fe5ebf5
Signed-off-by: Subhash Jadavani <subhashj@codeaurora.org >
(cherry picked from commit 341b9e7dbaf0a3caf6e41d37486e3bccc9795feb)
2013-03-07 15:19:48 -08:00
2012-05-17 16:16:16 -07:00
2012-04-13 14:04:08 +01:00
2012-05-03 17:16:52 -07:00
2012-03-28 18:30:03 +01:00
2013-03-04 12:48:16 -08:00
2012-04-16 13:32:01 -04:00
2012-05-19 10:12:17 -07:00
2013-03-07 15:19:46 -08:00
2013-03-07 15:19:19 -08:00
2013-02-27 18:12:39 -08:00
2012-04-12 00:05:05 +02:00
2013-03-07 15:19:17 -08:00
2013-03-07 15:18:16 -08:00
2013-01-17 00:00:18 -08:00
2013-02-27 18:18:16 -08:00
2012-03-27 16:03:32 -07:00
2012-05-17 09:57:13 -07:00
2012-04-06 17:56:20 -07:00
2012-03-28 18:30:03 +01:00
2012-05-03 17:19:19 -07:00
2013-03-07 15:19:29 -08:00
2013-03-07 15:18:16 -08:00
2013-02-27 18:17:50 -08:00
2013-03-04 12:45:11 -08:00
2012-04-23 14:23:32 +03:00
2013-03-07 15:18:54 -08:00
2013-03-07 15:19:28 -08:00
2012-03-28 18:30:03 +01:00
2012-04-05 15:25:50 -07:00
2013-02-27 18:12:37 -08:00
2013-03-07 15:19:47 -08:00
2013-02-27 18:17:39 -08:00
2012-04-12 15:36:33 -07:00
2013-03-07 15:19:43 -08:00
2012-03-28 18:30:03 +01:00
2013-02-25 11:32:11 -08:00
2013-03-07 15:19:27 -08:00
2012-03-20 21:48:19 +08:00
2012-03-28 15:58:21 -07:00
2013-03-07 15:19:38 -08:00
2013-03-07 15:19:31 -08:00
2013-03-07 15:19:48 -08:00
2013-02-27 18:17:42 -08:00
2013-03-07 15:19:22 -08:00
2013-03-04 12:46:43 -08:00
2012-03-28 18:30:03 +01:00
2013-02-27 18:18:47 -08:00
2012-04-05 15:25:50 -07:00
2012-05-10 15:12:08 -07:00
2013-03-04 12:48:16 -08:00
2012-03-29 16:00:48 -07:00
2012-04-11 09:31:02 +02:00
2013-03-07 15:19:41 -08:00
2012-03-30 16:45:39 -07:00
2013-03-07 15:17:40 -08:00
2012-05-16 14:44:44 -04:00
2013-03-07 15:19:44 -08:00
2012-05-13 23:15:42 +03:00
2013-02-27 18:16:09 -08:00
2012-04-24 00:33:17 -04:00
2012-03-28 18:30:03 +01:00
2012-05-10 08:27:06 +01:00
2012-03-30 00:09:17 -07:00
2013-03-04 12:48:01 -08:00
2013-03-07 15:19:09 -08:00
2013-02-27 18:19:21 -08:00
2012-03-20 21:04:47 -07:00
2013-03-04 12:48:21 -08:00
2013-03-04 12:47:46 -08:00
2013-02-27 18:12:37 -08:00
2013-03-07 15:18:49 -08:00
2013-03-07 15:19:45 -08:00
2013-03-07 15:19:42 -08:00
2012-04-18 13:15:51 -07:00
2012-05-11 18:16:57 -04:00
2013-03-07 15:19:21 -08:00
2013-02-27 18:18:30 -08:00
2012-04-26 14:38:07 +02:00
2012-05-07 12:26:28 -04:00
2013-02-27 18:13:47 -08:00
2013-02-27 18:13:47 -08:00
996bb4c5dc